forked from zeebo/xxh3
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathvector_avx_amd64.s
348 lines (341 loc) · 7.41 KB
/
vector_avx_amd64.s
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
// Code generated by command: go run gen.go -avx. DO NOT EDIT.
#include "textflag.h"
DATA prime_avx<>+0(SB)/4, $0x9e3779b1
GLOBL prime_avx<>(SB), RODATA|NOPTR, $4
// func accumAVX2(acc *[8]uint64, data *byte, key *byte, len uint64)
// Requires: AVX, AVX2
TEXT ·accumAVX2(SB), NOSPLIT, $0-32
MOVQ acc+0(FP), AX
MOVQ data+8(FP), CX
MOVQ key+16(FP), DX
MOVQ key+16(FP), BX
MOVQ len+24(FP), BP
VMOVDQU (AX), Y1
VMOVDQU 32(AX), Y2
VPBROADCASTQ prime_avx<>+0(SB), Y0
accum_large:
CMPQ BP, $0x00000400
JLE accum
VMOVDQU (CX), Y3
VMOVDQU (DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 32(CX), Y3
VMOVDQU 32(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 64(CX), Y3
VMOVDQU 8(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 96(CX), Y3
VMOVDQU 40(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 128(CX), Y3
VMOVDQU 16(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 160(CX), Y3
VMOVDQU 48(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 192(CX), Y3
VMOVDQU 24(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 224(CX), Y3
VMOVDQU 56(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 256(CX), Y3
VMOVDQU 32(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 288(CX), Y3
VMOVDQU 64(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 320(CX), Y3
VMOVDQU 40(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 352(CX), Y3
VMOVDQU 72(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 384(CX), Y3
VMOVDQU 48(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 416(CX), Y3
VMOVDQU 80(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 448(CX), Y3
VMOVDQU 56(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 480(CX), Y3
VMOVDQU 88(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 512(CX), Y3
VMOVDQU 64(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 544(CX), Y3
VMOVDQU 96(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 576(CX), Y3
VMOVDQU 72(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 608(CX), Y3
VMOVDQU 104(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 640(CX), Y3
VMOVDQU 80(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 672(CX), Y3
VMOVDQU 112(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 704(CX), Y3
VMOVDQU 88(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 736(CX), Y3
VMOVDQU 120(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 768(CX), Y3
VMOVDQU 96(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 800(CX), Y3
VMOVDQU 128(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 832(CX), Y3
VMOVDQU 104(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 864(CX), Y3
VMOVDQU 136(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 896(CX), Y3
VMOVDQU 112(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 928(CX), Y3
VMOVDQU 144(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
VMOVDQU 960(CX), Y3
VMOVDQU 120(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y1, Y3, Y1
VPADDQ Y1, Y4, Y1
VMOVDQU 992(CX), Y3
VMOVDQU 152(DX), Y4
VPXOR Y3, Y4, Y4
VPSHUFD $0x31, Y4, Y5
VPMULUDQ Y4, Y5, Y4
VPSHUFD $0x4e, Y3, Y3
VPADDQ Y2, Y3, Y2
VPADDQ Y2, Y4, Y2
ADDQ $0x00000400, CX
SUBQ $0x00000400, BP
VPSRLQ $0x2f, Y1, Y3
VPXOR Y1, Y3, Y3
VPXOR 128(DX), Y3, Y3
VPMULUDQ Y0, Y3, Y1
VPSHUFD $0xf5, Y3, Y3
VPMULUDQ Y0, Y3, Y3
VPSLLQ $0x20, Y3, Y3
VPADDQ Y1, Y3, Y1
VPSRLQ $0x2f, Y2, Y3
VPXOR Y2, Y3, Y3
VPXOR 160(DX), Y3, Y3
VPMULUDQ Y0, Y3, Y2
VPSHUFD $0xf5, Y3, Y3
VPMULUDQ Y0, Y3, Y3
VPSLLQ $0x20, Y3, Y3
VPADDQ Y2, Y3, Y2
JMP accum_large
accum:
CMPQ BP, $0x40
JLE finalize
VMOVDQU (CX), Y0
VMOVDQU (BX), Y3
VPXOR Y0, Y3, Y3
VPSHUFD $0x31, Y3, Y4
VPMULUDQ Y3, Y4, Y3
VPSHUFD $0x4e, Y0, Y0
VPADDQ Y1, Y0, Y1
VPADDQ Y1, Y3, Y1
VMOVDQU 32(CX), Y0
VMOVDQU 32(BX), Y3
VPXOR Y0, Y3, Y3
VPSHUFD $0x31, Y3, Y4
VPMULUDQ Y3, Y4, Y3
VPSHUFD $0x4e, Y0, Y0
VPADDQ Y2, Y0, Y2
VPADDQ Y2, Y3, Y2
ADDQ $0x00000040, CX
SUBQ $0x00000040, BP
ADDQ $0x00000008, BX
JMP accum
finalize:
CMPQ BP, $0x00
JE return
SUBQ $0x40, CX
ADDQ BP, CX
VMOVDQU (CX), Y0
VMOVDQU 121(DX), Y3
VPXOR Y0, Y3, Y3
VPSHUFD $0x31, Y3, Y4
VPMULUDQ Y3, Y4, Y3
VPSHUFD $0x4e, Y0, Y0
VPADDQ Y1, Y0, Y1
VPADDQ Y1, Y3, Y1
VMOVDQU 32(CX), Y0
VMOVDQU 153(DX), Y3
VPXOR Y0, Y3, Y3
VPSHUFD $0x31, Y3, Y4
VPMULUDQ Y3, Y4, Y3
VPSHUFD $0x4e, Y0, Y0
VPADDQ Y2, Y0, Y2
VPADDQ Y2, Y3, Y2
return:
VMOVDQU Y1, (AX)
VMOVDQU Y2, 32(AX)
RET