Skip to content

Fix register field widths - #46

Merged
i509VCB merged 2 commits into
mspm0-rs:masterfrom
CordlessCoder:split/register-field-widths
Aug 31, 2026
Merged

i509VCB merged 2 commits into
mspm0-rs:masterfrom
CordlessCoder:split/register-field-widths

Conversation

@CordlessCoder

Copy link
Copy Markdown
Contributor

Two widths that are narrower than the hardware, so a driver written against them addresses the wrong bits.
No new peripherals, just the two corrections.

This is the first of a series replacing #44.

The SVD gave these three a single bit where IMASK and RIS got eight, so
only interrupt 0 of the group was reachable through them. hw_cpuss.h masks
all five with 0xFF.
GEN_EVENT1 masks DIO16 to DIO31 at bits 16 to 31, but both event blocks
shared a 16-bit fieldset based at bit 0, so the upper half was reachable
only at the wrong offset.
@i509VCB
i509VCB merged commit e89fd40 into mspm0-rs:master Aug 31, 2026
1 check passed
@CordlessCoder
CordlessCoder deleted the split/register-field-widths branch September 1, 2026 12:14
CordlessCoder added a commit to CordlessCoder/mspm0-data that referenced this pull request Sep 14, 2026
Four conflicts, all against changes this branch already carried:

cpuss_v1 and gpio_v1 are mspm0-rs#46 coming back. The branch has the same widths
under the cleanup pass, which merges the five interrupt fieldsets and drops
the trivial enums, so the branch side was kept. Flattening both revisions to
register offset and field bit-ranges shows no difference: 15 registers in
cpuss_v1, 62 in gpio_v1.

./d takes the Darwin job count, which supersedes the plain nproc here.
GENERATE_PERIPHERALS takes both entries.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants