This is our comp arch final project! We used deep learning for cache replacement, which we integrated into our verilog pipeline processor (which we cannot post because it's class material). We generated data by running algorithms (quicksort, binary search) using our verilog processor and recording all the memory access patterns. We used this data to generate sequences of loads for training. We used this data to train an RNN to predict access patterns. We integrated this model into our pipeline using a python cpu emulator and cache module.
forked from amibaid/Learning-Based-Cache-Eviction
-
Notifications
You must be signed in to change notification settings - Fork 0
murtaza-sadri-19/Learning-Based-Cache-Eviction
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
Used deep learning to predict access times for items in the cpu cache
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Python 49.9%
- Jupyter Notebook 34.4%
- Assembly 15.7%